 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| T5743N UHF ASK/FSK Receiver Description The T5743N is a multi-chip PLL receiver device supplied in an SO20 package. It has been especially developed for the demands of RF low-cost data transmission systems with data rates from 1 kBaud to 10 kBaud in Manchester or Bi-phase code. The receiver is well suited to operate with the TEMIC Semiconductors' PLL RF transmitter U2741B. Its main applications are in the areas of telemetering, security technology and keyless-entry systems. It can be used in the frequency receiving range of f0 = 300 MHz to 450 MHz for ASK or FSK data transmission. All the statements made below refer to 433.92-MHz and 315-MHz applications. D Single-ended RF input for easy adaptation to l/4 antenna or printed antenna on PCB D Low-cost solution due to high integration level D ESD protection according to MIL-STD. 883 (4KV HBM) D High image frequency suppression due to 1 MHz IF in conjunction with a SAW front-end filter. Up to 40 dB is thereby achievable with state-of-the-art SAWs. D Communication to mC possible via a single, bi-directional data line D Power management (polling) is also possible by means of a separate pin via the mC D Programmable digital noise suppresion D Receiving bandwidth BIF = 600 kHz Features D 5 V to 20 V automotive compatible data interface D Data clock available for Manchester- and Bi-phasecoded signals D IC condition, indicator, sleep or active mode D Minimal external circuitry requirements, no RF components on the PC board except matching to the receiver antenna D High sensitivity, especially at low data rates D Sensitivity reduction possible even while receiving D Fully integrated VCO D Low power consumption due to configurable self polling with a programmable timeframe check D SO20 package D Supply voltage 4.5 V to 5.5 V, operating temperature range -40C to 105C System Block Diagram UHF ASK/FSK Remote control transmitter UHF ASK/FSK Remote control receiver U2741B XTO PLL T5743N Demod. Control 1...5 mC IF Amp Antenna VCO Antenna PLL XTO Power amp. LNA VCO Figure 1. System block diagram Ordering Information Extended Type Number T5743N-TG T5743N-TGQ Package SO20 SO20 Remarks Tube Taped and reeled Rev. A1, 25-May-00 1 (34) Preliminary Information T5743N Pin Description Pin 1 2 SENS 1 20 DATA IC_ACTIVE 2 3 19 18 POLLING /_ON DGND DATA_CLK CDEM AVCC TEST 4 17 3 4 5 6 7 8 9 10 11 12 13 14 15 16 5 16 MODE T5743N AGND 6 7 15 DVCC MIXVCC 14 XTO LFGND LF LFVCC LNAGND LNA_IN 8 9 13 12 Function Sensitivity-control resistor IC condition indicator Low = sleep mode High = active mode CDEM Lower cut-off frequency data filter AVCC Analog power supply TEST Test pin, during operation at GND AGND Analog ground MIXVCC Power supply mixer LNAGND High-frequency ground LNA and mixer LNA_IN RF input n.c. Not connected LFVCC Power supply VCO LF Loop filter LFGND Ground VCO XTO Crystal oscillator DVCC Digital power supply MODE Selecting 433.92 MHz /315 MHz Low: fXT0 = 4.90625 MHz (USA) High: fXT0 = 6.76438 MHz (Europe) Symbol SENS IC_ ACTIVE n.c. 10 11 17 18 19 Figure 2. Pinning SO20 DATA_ CLK DGND POLLING/_ON DATA Bit clock of data stream Digital ground Selects polling or rceiving mode Low: receiving mode High: polling mode Data output / configuration input 20 2 (34) Rev. A1, 25-May-00 Preliminary Information T5743N Block Diagram CDEM AVCC SENS IF Amp FSK/ASK- Demodulator and data filter RSSI Dem_out Data interface DATA Limiter out POLLING/_ON Sensitivity reduction Polling circuit and control logic TEST DATA_CLK MODE 4. Order FE CLK DVCC IC_ACTIVE LPF 3 MHz AGND DGND Standby logic LFGND MIXVCC LNAGND IF Amp LFVCC LPF 3 MHz VCO XTO XTO f LNA_IN LNA 64 LF Figure 3. Block diagram RF Front End The RF front end of the receiver is a heterodyne configuration that converts the input signal into a 1-MHz IF signal. According to figure 3, the front end consists of an LNA (low noise amplifier), LO (local oscillator), a mixer and an RF amplifier. The LO generates the carrier frequency for the mixer via a PLL synthesizer. The XTO (crystal oscillator) generates the reference frequency fXTO. The VCO (voltage-controlled oscillator) generates the drive voltage frequency fLO for the mixer. fLO is dependent on the voltage at Pin LF. fLO is divided by factor 64. The divided frequency is compared to fXTO by the phase frequency detector. The current output of the phase frequency detector is connected to a passive loop filter and thereby generates the control voltage VLF for the VCO. By means of that configuration VLF is controlled in a way that fLO/64 is equal to fXTO. If fLO is determined, fXTO can be calculated using the following formula: fXTO = fLO/64 The XTO is a one-pin oscillator that operates at the series resonance of the quartz crystal. According to figure 4, the crystal should be connected to GND via a capacitor CL. The value of that capacitor is recommended by the crystal supplier. The value of CL should be optimized for the individual board layout to achieve the exact value of fXTO and hereby of fLO. When designing the system in terms of receiving bandwidth, the accuracy of the crystal and the XTO must be considered. Rev. A1, 25-May-00 3 (34) Preliminary Information T5743N VS DVCC CL XTO This is described by the following formulas: MODE + 0 (USA) : f IF + f LO 314 f LO 432.92 MODE + 1 (Europe) : f IF + R1 = 820 C9 = 4.7 nF C10 = 1 nF VS R1 C9 C10 LFGND LF LFVCC The relation is designed to achieve the nominal IF frequency of fIF = 1 MHz for most applications. For applications where fRF = 315 MHz, MODE must be set to `0'. In the case of fRF = 433.92 MHz, MODE must be set to `1'. For other RF frequencies, fIF is not equal to 1 MHz. fIF is then dependent on the logical level at Pin MODE and on fRF. Table 1 summarizes the different conditions. The RF input either from an antenna or from a generator must be transformed to the RF input Pin LNA_IN. The input impedance of that pin is provided in the electrical parameters. The parasitic board inductances and capacitances also influence the input matching. The RF receiver T5743N exhibits its highest sensitivity at the best signalto-noise ratio in the LNA. Hence, noise matching is the best choice for designing the transformation network. A good practice when designing the network is to start with power matching. From that starting point, the values of the components can be varied to some extent to achieve the best sensitivity. If a SAW is implemented into the input network a mirror frequency suppression of DPRef = 40 dB can be achieved. There are SAWs available that exhibit a notch at Df = 2 MHz. These SAWs work best for an intermediate frequency of fIF = 1 MHz. The selectivity of the receiver is also improved by using a SAW. In typical automotive applications, a SAW is used. Figure 5 shows a typical input matching network, for fRF = 315 MHz and fRF = 433.92 MHz using a SAW. Figure 6 illustrates an according input matching to 50 W without a SAW. The input matching networks shown in figure 6 are the reference networks for the parameters given in the electrical characteristics. Figure 4. PLL peripherals The passive loop filter connected to Pin LF is designed for a loop bandwidth of BLoop = 100 kHz. This value for BLoop exhibits the best possible noise performance of the LO. Figure 4 shows the appropriate loop filter components to achieve the desired loop bandwidth. If the filter components are changed for any reason please notify that the maximum capacitive load at Pin LF is limited. If the capacitive load is exceeded, a bit check may no longer be possible since fLO cannot settle in time before the bit check starts to evaluate the incoming data stream. Self polling does therefore also not work in that case. fLO is determined by the RF input frequency fRF and the IF frequency fIF using the following formula: fLO = fRF - fIF To determine fLO, the construction of the IF filter must be considered at this point. The nominal IF frequency is fIF = 1 MHz. To achieve a good accuracy of the filter's corner frequencies, the filter is tuned by the crystal frequency fXTO. This means that there is a fixed relation between fIF and fLO. This relation is dependent on the logic level at Pin MODE. Table 1. Calculation of LO and IF frequency AAAAAAAAAAAAA A AAAAAAAAAAAAA AAAAAAAAAAAAA AAAAAAAAAAAAA AAAAAAAAAAA A A AAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAA A AAAAAAAAAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAA 300 MHz < fRF < 365 MHz, MODE = 0 365 MHz < fRF < 450 MHz, MODE = 1 f LO + fRF 1 1 ) 432.92 f IF + f LO 432.92 4 (34) Rev. A1, 25-May-00 Conditions fRF = 315 MHz, MODE = 0 fRF = 433.92 MHz, MODE = 1 Local Oscillator Frequency fLO = 314 MHz fLO = 432.92 MHz fRF f LO + 1 1 ) 314 Intermediate Frequency fIF = 1 MHz fIF = 1 MHz f f IF + LO 314 Preliminary Information T5743N 8 LNAGND 8 LNAGND T5743N C3 22p L 25n 9 LNA_IN C3 47p L 25n 9 T5743N LNA_IN C16 100p C17 8.2p TOKO LL2012 F27NJ C16 100p C17 22p TOKO LL2012 F47NJ fRF = 433.92 MHz L2 TOKO LL2012 F33NJ C2 8.2p 33n L3 27n fRF = 315 MHz L2 TOKO LL2012 F82NJ C2 10p 82n L3 47n RFIN 1 IN 2 IN_GND OUT OUT_GND CASE_GND 3,4 7,8 B3555 5 6 RFIN 1 IN 2 IN_GND OUT OUT_GND CASE_GND 3,4 7,8 B3551 5 6 Figure 5. Input matching network with SAW filter fRF = 433.92 MHz 8 LNAGND fRF = 315 MHz 8 LNAGND 9 T5743N 9 15p 25n LNA_IN 33p 25n T5743N LNA_IN RFIN 3.3p 22n 100p TOKO LL2012 F22NJ RFIN 3.3p 39n 100p TOKO LL2012 F39NJ Figure 6. Input matching network without SAW filter Please notify that for all coupling conditions (see figures 5 and 6), the bond wire inductivity of the LNA ground is compensated. C3 forms a series resonance circuit together with the bond wire. L = 25 nH is a feed inductor to establish a DC path. Its value is not critical but must be large enough not to detune the series resonance circuit. For cost reduction this inductor can be easily printed on the PCB. This configuration improves the sensitivity of the receiver by about 1 dB to 2 dB. Analog Signal Processing IF Amplifier The signals coming from the RF front end are filtered by the fully integrated 4th-order IF filter. The IF center frequency is fIF = 1 MHz for applications where fRF = 315 MHz or fRF = 433.92 MHz is used. For other RF input frequencies refer to table 1 to determine the center frequency. The receiver T5743N employs an IF bandwidth of BIF = 600 kHz and can be used together with the U2741B in FSK and ASK mode. Rev. A1, 25-May-00 5 (34) Preliminary Information T5743N RSSI Amplifier The subsequent RSSI amplifier enhances the output signal of the IF amplifier before it is fed into the demodulator. The dynamic range of this amplifier is DRRSSI = 60 dB. If the RSSI amplifier is operated within its linear range, the best S/N ratio is maintained in ASK mode. If the dynamic range is exceeded by the transmitter signal, the S/N ratio is defined by the ratio of the maximum RSSI output voltage and the RSSI output voltage due to a disturber. The dynamic range of the RSSI amplifier is exceeded if the RF input signal is about 60 dB higher compared to the RF input signal at full sensitivity. In FSK mode the S/N ratio is not affected by the dynamic range of the RSSI amplifier. The output voltage of the RSSI amplifier is internally compared to a threshold voltage VTh_red. VTh_red is determined by the value of the external resistor RSens. RSens is connected between Pin SENS and GND or VS. The output of the comparator is fed into the digital control logic. By this means it is possible to operate the receiver at a lower sensitivity. If RSens is connected to GND, the receiver operates at full sensitivity. If RSens is connected to VS, the receiver operates at a lower sensitivity. The reduced sensitivity is defined by the value of RSens, the maximum sensitivity by the signal-tonoise ratio of the LNA input. The reduced sensitivity depends on the signal strength at the output of the RSSI amplifier. Since different RF input networks may exhibit slightly different values for the LNA gain, the sensitivity values given in the electrical characteristics refer to a specific input matching. This matching is illustrated in figure 6 and exhibits the best possible sensitivity. RSens can be connected to VS or GND via a C. The receiver can be switched from full sensitivity to reduced sensitivity or vice versa at any time. In polling mode, the receiver will not wake up if the RF input signal does not exceed the selected sensitivity. If the receiver is already active, the data stream at Pin DATA will disappear when the input signal is lower than defined by the reduced sensitivity. Instead of the data stream, the pattern according to figure 7 is issued at Pin DATA to indicate that the receiver is still active (see also figure 34). DATA t DATA_min t DATA_L_max FSK/ASK Demodulator and Data Filter The signal coming from the RSSI amplifier is converted into the raw data signal by the ASK/FSK demodulator. The operating mode of the demodulator is set via the bit ASK/_FSK in the OPMODE register. Logic `L' sets the demodulator to FSK, applying `H' to ASK mode. In ASK mode, an automatic threshold control circuit (ATC) is used to set the detection reference voltage to a value where a good signal-to-noise ratio is achieved. This circuit effectively suppresses any kind of inband noise signals or competing transmitters. If the S/N (ratio to suppress inband noise signals) exceeds 10 dB, the data signal can be detected properly. The FSK demodulator is intended to be used for an FSK deviation of 10 kHz Df 100 kHz. In FSK mode the data signal can be detected if the S/N (ratio to suppress inband noise signals) exceeds 2 dB. This value is guaranteed for all modulation schemes of a disturber signal. The output signal of the demodulator is filtered by the data filter before it is fed into the digital signal processing circuit. The data filter improves the S/N ratio as its passband can be adopted to the characteristics of the data signal. The data filter consists of a 1st-order highpass and a 2nd-order lowpass filter The highpass filter cut-off frequency is defined by an external capacitor connected to Pin CDEM. The cut-off frequency of the highpass filter is defined by the following formula: fcu_DF + 1 30 kW 2 p CDEM In self-polling mode, the data filter must settle very rapidly to achieve a low current consumption. Therefore, CDEM cannot be increased to very high values if selfpolling is used. On the other hand CDEM must be large enough to meet the data filter requirements according to the data signal. Recommended values for CDEM are given in the electrical characteristics. The cut-off frequency of the lowpass filter is defined by the selected baud-rate range (BR_Range). The BR_Range is defined in the OPMODE register (refer to chapter `Configuration of the Receiver'). The BR_Range must be set in accordance to the used baud rate. Figure 7. Steady L state limited DATA output pattern 6 (34) Rev. A1, 25-May-00 Preliminary Information T5743N The T5743N is designed to operate with data coding where the DC level of the data signal is 50%. This is valid for Manchester and Bi-phase coding. If other modulation schemes are used, the DC level should always remain within the range of VDC_min = 33% and VDC_max = 66%. The sensitivity may be reduced by up to 2 dB in that condition. Each BR_Range is also defined by a minimum and a maximum edge-to-edge time (tee_sig). These limits are defined in the electrical characteristics. They should not be exceeded to maintain full sensitivity of the receiver. Polling Circuit and Control Logic The receiver is designed to consume less than 1 mA while being sensitive to signals from a corresponding transmitter. This is achieved via the polling circuit. This circuit enables the signal path periodically for a short time. During this time the bit-check logic verifies the presence of a valid transmitter signal. Only if a valid signal is detected the receiver remains active and transfers the data to the connected C. If there is no valid signal present the receiver is in sleep mode most of the time resulting in low current consumption. This condition is called polling mode. A connected C is disabled during that time. All relevant parameters of the polling logic can be configured by the connected C. This flexibility enables the user to meet the specifications in terms of current consumption, system response time, data rate etc. Regarding the number of connection wires to the mC, the receiver is very flexible. It can be either operated by a single bi-directional line to save ports to the connected mC or it can be operated by up to five uni-directional ports. Receiving Characteristics The RF receiver T5743N can be operated with and without a SAW front-end filter. In a typical automotive application, a SAW filter is used to achieve better selectivity. The selectivity with and without a SAW front-end filter is illustrated in figure 8. This example relates to ASK mode. FSK mode exhibits similar behavior. Note that the mirror frequency is reduced by 40 dB. The plots are printed relatively to the maximum sensitivity. If a SAW filter is used, an insertion loss of about 4 dB must be considered. 0 -10 -20 -30 dP (dB ) -40 -50 -60 -70 -80 -90 -100 16564 Basic Clock Cycle of the Digital Circuitry without SAW with SAW The complete timing of the digital circuitry and the analog filtering is derived from one clock. According to figure 9, this clock cycle TClk is derived from the crystal oscillator (XTO) in combination with a divider. The division factor is controlled by the logical state at Pin MODE. According to chapter `RF Front End', the frequency of the crystal oscillator (fXTO) is defined by the RF input signal (fRFin) which also defines the operating frequency of the local oscillator (fLO). 5 6 TClk MODE Divider :14/:10 f XTO 16 DVCC 15 XTO XTO 14 L : USA(:10) H: Europe(:14) -6 -5 -4 -3 -2 -1 0 1 2 df ( MHz ) 3 4 Figure 8. Receiving frequency response When designing the system in terms of receiving bandwidth, the LO deviation must be considered as it also determines the IF center frequency. The total LO deviation is calculated to be the sum of the deviation of the crystal and the XTO deviation of the T5743N. Low-cost crystals are specified to be within 100 ppm. The XTO deviation of the T5743N is an additional deviation due to the XTO circuit. This deviation is specified to be 30 ppm. If a crystal of 100 ppm is used, the total deviation is 130 ppm in that case. Note that the receiving bandwidth and the IF-filter bandwidth are equivalent in ASK mode but not in FSK mode. Figure 9. Generation of the basic clock cycle Rev. A1, 25-May-00 7 (34) Preliminary Information T5743N Pin MODE can now be set in accordance with the desired clock cycle TClk. TClk controls the following applicationrelevant parameters: D Timing of the polling circuit including bit check D Timing of the analog and digital signal processing D Timing of the register programming D Frequency of the reset marker D IF filter center frequency (fIF0) Most applications are dominated by two transmission frequencies: fSend = 315 MHz is mainly used in USA, fSend = 433.92 MHz in Europe. In order to ease the usage of all TClk-dependent parameters on this electrical characteristics display three conditions for each parameter. D Application USA (fXTO = 4.90625 MHz, MODE = L, TClk = 2.0383 s) D Application Europe (fXTO = 6.76438 MHz, MODE = H, TClk = 2.0697 s) D Other applications (TClk is dependent on fXTO and on the logical state of Pin MODE. The electrical characteristic is given as a function of TClk). The clock cycle of some function blocks depends on the selected baud-rate range (BR_Range) which is defined in the OPMODE register. This clock cycle TXClk is defined by the following formulas for further reference: BR_Range = BR_Range0: BR_Range1: BR_Range2: BR_Range3: TXClk = 8 x TClk TXClk = 4 x TClk TXClk = 2 x TClk TXClk = 1 x TClk signal is present, the receiver is set back to sleep mode after the period TBit-check. This period varies check by check as it is a statistical process. An average value for TBit-check is given in the electrical characteristics. During TStartup and TBit-check the current consumption is IS = ISon. The condition of the receiver is indicated on Pin IC_ACTIVE. The average current consumption in polling mode is dependent on the duty cycle of the active mode and can be calculated as: I Spoll + ISoff T Sleep ) ISon (T Startup ) T Bitcheck) T Sleep ) T Startup ) T Bitcheck During TSleep and TStartup the receiver is not sensitive to a transmitter signal. To guarantee the reception of a transmitted command the transmitter must start the telegram with an adequate preburst. The required length of the preburst depends on the polling parameters TSleep, TStartup, TBit-check and the start-up time of a connected C (TStart,C). Thus, TBit-check depends on the actual bit rate and the number of bits (NBit-check) to be tested. The following formula indicates how to calculate the preburst length. TPreburst w TSleep + TStartup + TBit-check + TStart_mC Sleep Mode The length of period TSleep is defined by the 5-bit word Sleep of the OPMODE register, the extension factor XSleep (according to table 9), and the basic clock cycle TClk. It is calculated to be: TSleep = Sleep XSleep 1024 TClk In US- and European applications, the maximum value of TSleep is about 60 ms if XSleep is set to 1. The time resolution is about 2 ms in that case. The sleep time can be extended to almost half a second by setting XSleep to 8. XSleep can be set to 8 by bit XSleepStd to'1'. According to table 8, the highest register value of sleep sets the receiver into a permanent sleep condition. The receiver remains in that condition until another value for Sleep is programmed into the OPMODE register. This function is desirable where several devices share a single data line and may also be used for C polling - via Pin POLLING/_ON, the receiver can be switched on and off. Polling Mode According to figure 10, the receiver stays in polling mode in a continuous cycle of three different modes. In sleep mode the signal processing circuitry is disabled for the time period TSleep while consuming low current of IS = ISoff. During the start-up period, TStartup, all signal processing circuits are enabled and settled. In the following bit-check mode, the incoming data stream is analyzed bit by bit contra a valid transmitter signal. If no valid 8 (34) Rev. A1, 25-May-00 Preliminary Information T5743N Sleep mode: All circuits for signal processing are disabled. Only XTO and Polling logic is enabled. Output level on Pin IC_ACTIVE => low IS = ISoff TSleep = Sleep x XSleep x 1024 x TClk Sleep: XSleep: TClk: TStartup: 5-bit word defined by Sleep0 to Sleep4 in OPMODE register Extension factor defined by XSleepStd according to table 9 Basic clock cycle defined by fXTO and Pin MODE Is defined by the selected baud rate range and TClk. The baud-rate range is defined by Baud0 and Baud1 in the OPMODE register. Start-up mode: The signal processing circuits are enabled. After the start-up time (TStartup) all circuits are in stable condition and ready to receive. Output level on Pin IC_ACTIVE => high IS = ISon TStartup Bit-check mode: The incomming data stream is analyzed. If the timing indicates a valid transmitter signal, the receiver is set to receiving mode. Otherwise it is set to Sleep mode. Output level on Pin IC_ACTIVE => high IS = ISon TBit-check NO Bit check OK ? TBit-check: Depends on the result of the bit check If the bit check is ok, TBit-check depends on the number of bits to be checked (NBit-check) and on the utilized data rate. If the bit check fails, the average time period for that check depends on the selected baud-rate range and on TClk. The baud-rate range is defined by Baud0 and Baud1 in the OPMODE register. YES Receiving mode: The receiver is turned on permanently and passes the data stream to the connected mC. It can be set to Sleep mode through an OFF command via Pin DATA or POLLING/_ON. Output level on Pin IC_ACTIVE => high IS = ISon OFF command Figure 10. Polling mode flow chart ( Number of checked Bits: 3 ) Bit check ok IC_ACTIVE Bit check Dem_out Data_out (DATA) 1/2 Bit 1/2 Bit 1/2 Bit 1/2 Bit 1/2 Bit 1/2 Bit TStart-up Start-up mode TBit-check Bit-check mode Receiving mode Figure 11. Timing diagram for complete successful bit check Rev. A1, 25-May-00 9 (34) Preliminary Information T5743N Bit-Check Mode In bit-check mode the incoming data stream is examined to distinguish between a valid signal from a corresponding transmitter and signals due to noise. This is done by subsequent time frame checks where the distances between 2 signal edges are continuously compared to a programmable time window. The maximum count of this edge-to-edge tests before the receiver switches to receiving mode is also programmable. Configuring the Bit Check Assuming a modulation scheme that contains 2 edges per bit, two time frame checks are verifying one bit. This is valid for Manchester, Bi-phase and most other modulation schemes. The maximum count of bits to be checked can be set to 0, 3, 6 or 9 bits via the variable NBit-check in the OPMODE register. This implies 0, 6, 12 and 18 edge to edge checks respectively. If NBit-check is set to a higher value, the receiver is less likely to switch to receiving mode due to noise. In the presence of a valid transmitter signal, the bit check takes less time if NBit-check is set to a lower value. In polling mode, the bit-check time is not dependent on NBit-check. Figure 11 shows an example where 3 bits are tested successfully and the data signal is transferred to Pin DATA. According to figure 12, the time window for the bit check is defined by two separate time limits. If the edge-to-edge time tee is in between the lower bit-check limit TLim_min and the upper bit-check limit TLim_max, the check will be continued. If tee is smaller than TLim_min or tee exceeds TLim_max, the bit check will be terminated and the receiver switches to sleep mode. 1/fSig tee TLim_min TLim_max ing a fixed frequency at a 50% duty cycle for the transmitter preburst. A `11111...' or a `10101...' sequence in Manchester or Bi-phase is a good choice concerning that advice. A good compromise between receiver sensitivity and susceptibility to noise is a time window of 25% regarding the expected edge-to-edge time tee. Using pre-burst patterns that contain various edge-to-edge time periods, the bit-check limits must be programmed according to the required span. The bit-check limits are determined by means of the formula below. TLim_min = Lim_min x TXClk TLim_max = (Lim_max -1) x TXClk Lim_min and Lim_max are defined by a 5-bit word each within the LIMIT register. Using above formulas, Lim_min and Lim_max can be determined according to the required TLim_min, TLim_max and TXClk. The time resolution defining TLim_min and TLim_max is TXClk. The minimum edge-to-edge time tee (tDATA_L_min, tDATA_H_min) is defined according to the chapter `Receiving Mode'. The lower limit should be set to Lim_min 10. The maximum value of the upper limit is Lim_max = 63. If the calculated value for Lim_min is < 19, it is recommended to check 6 or 9 bits (NBit-check) to prevent switching to receiving mode due to noise. Figures 13, 14 and 15 illustrate the bit check for the bitcheck limits Lim_min = 14 and Lim_max = 24. When the IC is enabled, the signal processing circuits are enabled during TStartup. The output of the ASK/ FSK demodulator (Dem_out) is undefined during that period. When the bit check becomes active, the bit-check counter is clocked with the cycle TXClk. Figure 13 shows how the bit check proceeds if the bitcheck counter value CV_Lim is within the limits defined by Lim_min and Lim_max at the occurrence of a signal edge. In figure 14 the bit check fails as the value CV_lim is lower than the limit Lim_min. The bit check also fails if CV_Lim reaches Lim_max. This is illustrated in figure 15. Dem_out Figure 12. Valid time window for bit check For best noise immunity it is recommended to use a low span between TLim_min and TLim_max. This is achieved us- 10 (34) Rev. A1, 25-May-00 Preliminary Information T5743N ( Lim_min = 14, Lim_max = 24 ) IC_ACTIVE Bit check 1/2 Bit Dem_out Bit-check- counter 0 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 1 2 3 4 Bit check ok Bit check ok 1/2 Bit 1/2 Bit TStart-up Start-up mode TXClk TBit-check Bit-check mode Figure 13. Timing diagram during bit check ( Lim_min = 14, Lim_max = 24 ) IC_ACTIVE Bit check 1/2 Bit Dem_out Bit-check- counter 0 1 2 3 4 5 6 1 2 3 4 5 6 7 8 9 10 11 12 0 Bit check failed ( CV_Lim < Lim_min ) TStart-up Start-up mode TBit-check Bit-check mode TSleep Sleep mode Figure 14. Timing diagram for failed bit check (condition: CV_Lim < Lim_min) ( Lim_min = 14, Lim_max = 24 ) IC_ACTIVE Bit check 1/2 Bit Dem_out Bit-check- counter 0 1 2 3 4 5 6 7 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0 Bit check failed ( CV_Lim >= Lim_max ) TStart-up Start-up mode TBit-check Bit-check mode TSleep Sleep mode Figure 15. Timing diagram for failed bit check (condition: CV_Lim >= Lim_max) Duration of the Bit Check If no transmitter signal is present during the bit check, the output of the ASK/ FSK demodulator delivers random signals. The bit check is a statistical process and TBit-check varies for each check. Therefore, an average value for TBit-check is given in the electrical characteristics. TBit-check depends on the selected baud-rate range and on TClk. A higher baud-rate range causes a lower value for TBit-check resulting in a lower current consumption in polling mode. In the presence of a valid transmitter signal, TBit-check is dependent on the frequency of that signal, fSig, and the count of the checked bits, NBit-check. A higher value for Rev. A1, 25-May-00 NBit-check thereby results in a longer period for TBit-check requiring a higher value for the transmitter pre-burst TPreburst. Receiving Mode If the bit check was successful for all bits specified by NBit-check, the receiver switches to receiving mode. According to figure 11, the internal data signal is switched to Pin DATA in that case and the data clock is available after the start bit has been detected (figure 22). A connected C can be woken up by the negative edge at Pin DATA or by the data clock at Pin DATA_CLK. The receiver stays in that condition until it is switched back to polling mode explicitly. 11 (34) Preliminary Information T5743N Digital Signal Processing The data from the ASK/ FSK demodulator (Dem_out) is digitally processed in different ways and as a result converted into the output signal data. This processing depends on the selected baud-rate range (BR_Range). Figure 16 illustrates how Dem_out is synchronized by the extended clock cycle TXClk. This clock is also used for the bit-check counter. Data can change its state only after TXClk has elapsed. The edge-to-edge time period tee of the Data signal as a result is always an integral multiple of TXClk. The minimum time period between two edges of the data TXClk Clock bit-check counter Dem_out Data_out (DATA) signal is limited to tee TDATA_min. This implies an efficient suppression of spikes at the DATA output. At the same time it limits the maximum frequency of edges at DATA. This eases the interrupt handling of a connected C. The maximum time period for DATA to stay Low is limited to TDATA_L_max. This function is employed to ensure a finite response time in programming or switching off the receiver via Pin DATA. TDATA_L_max is thereby longer than the maximum time period indicated by the transmitter data stream. Figure 18 gives an example where Dem_out remains Low after the receiver has switched to receiving mode. tee Figure 16. Synchronization of the demodulator output Dem_out Data_out (DATA) tDATA_min tDATA_min tDATA_min tee tee tee Figure 17. Debouncing of the demodulator output IC_ACTIVE Bit check Dem_out Data_out (DATA) tDATA_min Start-up mode Bit-check mode Receiving mode tDATA_L_max Figure 18. Steady L state limited DATA output pattern after transmission 12 (34) Rev. A1, 25-May-00 Preliminary Information T5743N After the end of a data transmission, the receiver remains active. Depending of the bit Noise_Disable in the OPMODE register, the output signal at Pin DATA is high or random noise pulses appear at Pin DATA (see chapter 'Digital Noise Supression'). The edge-to-edge time period tee of the majority of these noise pulses is equal or slightly higher than TDATA_min. Switching the Receiver Back to Sleep Mode The receiver can be set back to polling mode via Pin DATA or via Pin POLLING/_ON. When using Pin DATA, this pin must be pulled to Low for the period t1 by the connected C. Figure 19 illustrates the timing of the OFF command (see also figure 34). The minimum value of t1 depends on BR_Range. The maximum value for t1 is not limited but it is recommended not to exceed the specified value to prevent erasing the reset marker. Note also that an internal reset for the OPMODE and the LIMIT register will be generated if t1 exceeds the specified values. This item is explained in more detail in the chapter `Configuration of the Receiver'. Setting the receiver to sleep mode via DATA is achieved by programming bit 1 to be `1' during the register configuration. Only one sync pulse (t3) is issued. The duration of the OFF command is determined by the sum of t1, t2 and t10. After the OFF command the sleep time TSleep elapses. Note that the capacitive load at Pin DATA is limited (see chapter 'Data Interface'). IC_ACTIVE t1 t2 t3 t4 t10 t7 t5 Out1 (C) Data_out (DATA) X Serial bi-directional data line X Bit 1 ("1") (Start bit) OFF-command Receiving mode TSleep Sleep mode TStart-up Start-up mode Figure 19. Timing diagram of the OFF-command via Pin DATA IC_ACTIVE ton2 ton3 Bit check ok POLLING/_ON X Data_out (DATA) X Serial bi-directional data line X Receiving mode Sleep mode Start-up mode Bit-check mode X Receiving mode Figure 20. Timing diagram of the OFF-command via Pin POLLING/_ON Rev. A1, 25-May-00 13 (34) Preliminary Information T5743N IC_ACTIVE ton1 POLLING/_ON X Data_out (DATA) Serial bi-directional data line Sleep mode Start-up mode X Receiving mode Figure 21. Activating the receiving mode via Pin POLLING/_ON Figure 20 illustrates how to set the receiver back to polling mode via Pin POLLING/_ON. The Pin POLLING/_ON must be held to low for the time period ton2. After the positive edge on Pin POLLING/_ON and the delay ton3, the polling mode is active and the sleep time TSleep elapses. This command is faster than using Pin DATA at the cost of an additional connection to the C. Figure 21 illustrates how to set the receiver to receiving mode via the Pin POLLING/_ON. The Pin POLLING/_ON must be held to Low. After the delay ton1 , the receiver changes from sleep mode to start-up mode regardless the programmed values for TSleep and NBit-check. As long as POLLING/_ON is held to Low, the values for TSleep and NBit-check will be ignored, but not deleted (see also chapter 'Digital Noise Suppression'). If the receiver is polled exclusively by a C, TSleep must be programmed to 31 (permanent sleep mode). In this case the receiver remains in sleep mode as long as POLLING/_ON is held to High. compared to a programmable time window. As illustrated in figure 22, only two distances between two edges in Manchester and Bi-phase coded signals are valid (T and 2T). The limits for T are the same as used for the bit check. They can be programmed in the LIMIT-register (Lim_min and Lim_max, see tables 11 and 12). The limits for 2T are calculated as follows: Lower limit of 2T: Lim_min_2T = (Lim_min + Lim_max) - (Lim_max - Lim_min) / 2 Upper limit of 2T: Lim_max_2T= (Lim_min + Lim_max) + (Lim_max - Lim_min) / 2 (If the result for 'Lim_min_2T' or 'Lim_max_2T' is not an integer value, it will be round up) The data clock is available, after the data clock control logic has detected the distance 2T (Start bit) and is issued with the delay tDelay after the edge on Pin DATA (see figure 22). If the data clock control logic detects a timing or logical error (Manchester code violation), like illustrated in figures 23 and 24, it stops the output of the data clock. The receiver remains in receiving mode and starts with the bit check. If the bit check was successful and the start bit has been detected, the data clock control logic starts again with the generation of the data clock (see figure 25). It is recommended to use the function of the data clock only in conjunction with the bit check 3, 6 or 9. If the bit check is set to 0 or the receiver is set to receiving mode via the Pin POLLING/_ON, the data clock is available if the data clock control logic has detected the distance 2T (Start bit). Note that for Bi-phase-coded signals, the data clock is issued at the end of the bit. Data Clock The Pin DATA_CLK makes a data shift clock available to sample the data stream into a shift register. Using this data clock, a C can easily synchronize the data stream. This clock can only be used for Manchester and Biphase coded signals. Generation of the data clock: After a successful bit check, the receiver switches from polling mode to receiving mode and the data stream is available at Pin DATA. In receiving mode, the data clock control logic (Manchester/Bi-phase demodulator) is active and examines the incoming data stream. This is done, like in the bit check, by subsequent time frame checks where the distance between two edges is continuously 14 (34) Rev. A1, 25-May-00 Preliminary Information T5743N Preburst Bit check ok T '1' Dem_out '1' '1' '1' '1' 2T '0' '1' '1' '0' '1' '0' Data Data_out (DATA) DATA_CLK Start bit Bit-check mode tDelay tP_Data_Clk Receiving mode, data clock control logic active Figure 22. Timing diagram of the data clock Data Timing error (Tee < T Lim_min OR T Lim_max '1' Dem_out '1' '1' '1' '1' '0' '1' '1' '0' '1' '0' Data_out (DATA) DATA_CLK Receiving mode, data clock control logic active Receiving mode, bit check active Figure 23. Data clock disappears because of a timing error Data Logical error (Manchester code violation) '1' Dem_out '1' '1' '0' '1' '1' '?' '0' '0' '1' '0' Data_out (DATA) DATA_CLK Receiving mode, data clock control logic active Receiving mode, bit check aktive Figure 24. Data clock disappears because of a logical error Rev. A1, 25-May-00 15 (34) Preliminary Information T5743N Data Bit check ok '1' Dem_out '1' '1' '1' '1' '0' '1' '1' '0' '1' '0' Data_out (DATA) DATA_CLK Receiving mode, bit check active Start bit Receiving mode, data clock control logic active Figure 25. Output of the data clock after a successful bit check The delay of the data clock is calculated as follows: tDelay = tDelay1 + tDelay2 tDelay1 is the delay between the internal signals Data_Out and Data_In. For the rising edge, tDelay1 depends on the capacitive load CL at Pin DATA and the external pull-up resistor Rpup. For the falling edge, tDelay1 depends additionally on the external voltage VX (see figures 26, 27 and 34). When the level of Data_In is equal to the level of Data_Out, the data clock is issued after an additional delay tDelay2. Note that the capacitive load at Pin DATA is limited. If the maximum tolerated capacitive load at Pin DATA is exceeded, the data clock disappears (see chapter 'Data Interface'). Data_Out V X V Ih = 0,65 * V S VIl = 0,35 * V S Serial bi-directional data line Data_In DATA_CLK tDelay1 tDelay tDelay2 tP_Data_Clk Figure 26. Timing characteristic of the data clock (rising edge on Pin DATA) Data_Out VX VIh = 0,65 * VS VIl = 0,35 * VS Serial bi-directional data line Data_In DATA_CLK tDelay1 tDelay tDelay2 tP_Data_Clk Figure 27. Timing characteristic of the data clock (falling edge of the Pin DATA) 16 (34) Rev. A1, 25-May-00 Preliminary Information T5743N Digital Noise Suppression After a data transmission, digital noise appears on the data output (see figure 28). To prevent that digital noise keeps the connected C busy, it can be suppressed in two different ways. 1. Automatic noise suppression (figure 29): is suppressed and the level at Pin DATA is High in that case. The receiver changes back to receiving mode, if the bit check was successful. This way to suppress the noise is recommended if the data stream is Manchester or Bi-phase coded and is active after power on. Figure 30 illustrates the behavior of the data output at the end of a data stream. Note that if the last period of the data stream is a high period (rising edge to falling edge), a pulse occurs on Pin DATA. The length of the pulse depends on the selected baud-rate range. Bit check ok Data Digital Noise Digital Noise Preburst Data Digital Noise If the bit Noise_Disable (table 10) in the OPMODE register is set to 1 (default), the receiver changes to bit-check mode at the end of a valid data stream. The digital noise Bit check ok Data_out (DATA) DATA_CLK Bit-check mode Receiving mode, data clock control logic active Preburst Receiving mode, bit check aktive Receiving mode, data clock control logic active Receiving mode, bit check aktive Figure 28. Output of digital noise at the end of the data stream Bit check ok Data_out (DATA) DATA_CLK Bit-check mode Receiving mode, data clock control logic active Bit-check mode Preburst Data Bit check ok Preburst Data Receiving mode, data clock control logic active Bit-check mode Figure 29. Automatic noise suppression Timing error (tee < TLim_min OR TLim_max < tee < TLim_min_2T OR tee > TLim_max_2T) Tee Digital noise Data stream '1' Dem_out '1' '1' Data_out (DATA) TPulse DATA_CLK Receiving mode, data clock control logic active Bit-check mode Figure 30. Occurence of a pulse at the end of the data stream Rev. A1, 25-May-00 17 (34) Preliminary Information T5743N Controlled noise suppression by the C (figure 31): If the bit Noise_Disable (see table 10) in the OPMODE register is set to 0, digital noise appears at the end of a valid data stream. To suppress the noise, the Pin POLLING/_ON must be set to Low. The receiver remains in receiving mode. Then, the OFF-command causes the change to the start-up mode. The programmed sleep time (see table 8) will not be executed because the level at Pin 2. Bit check ok Serial bi-directional data line (DATA_CLK) POLLING/_ON Bit-check mode Receiving mode Start-up Bit-check mode mode Receiving mode Sleep mode Preburst Data OFF-command Digital Noise POLLING/_ON is low, but the bit check is active in that case. The OFF-command activates the bit check also if the Pin POLLING/_ON is held to Low. The receiver changes back to receiving mode if the bit check was successful. To activate the polling mode at the end of the data transmission, the Pin POLLING/_ON must be set to High. This way to suppress the noise is recommended if the data stream is not Manchester or Bi-phase coded. Bit check ok Preburst Data Digital Noise Figure 31. Controlled noise suppression Configuration of the Receiver The T5743N receiver is configured via two 12-bit RAM registers called OPMODE and LIMIT. The registers can be programmed by means of the bidirectional DATA port. If the register contents have changed due to a voltage drop, this condition is indicated by a certain output pattern called reset marker (RM). The receiver must be reprogrammed in that case. After a power-on reset (POR), the registers are set to default mode. If the receiver is operated in default mode, there is no need to program the registers. Table 4 shows the structure of the registers. According to table 2 bit 1 defines if the receiver is set back to polling mode via the OFF command (see chapter 'Receiving Mode') or if it is programmed. Bit 2 represents the register address. It selects the appropriate register to be programmed. To get a high programming reliability, Bit15 (Stop bit), at the end of the programming operation, must be set to 0. Table 2. Effect of Bit 1 and Bit 2 on programming the registers Bit 1 Bit 2 1 0 0 x 1 0 Action The receiver is set back to polling mode (OFF command) The OPMODE register is programmed The LIMIT register is programmed Table 3. Effect of Bit 15 on programming the register Bit 15 0 1 Action The values will be written into the register (OPMODE or LIMIT) The values will not be written into the register 18 (34) Rev. A1, 25-May-00 Preliminary Information T5743N Table 4. Effect of the configuration words within the registers Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Bit 8 Bit 9 Bit 10 Bit 11 Bit 12 Bit 13 Bit 14 Bit 15 OFF-command 1 OPMODE register BR_Range NBit-check Modulation ASK/_ FSK 0 Sleep4 0 Sleep3 0 Sleep X Sleep Sleep1 1 Sleep0 0 XSleep Std Noise Suppression Noise_Disable 1 0 0 1 Baud1 0 Baud0 0 E E E E EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEEEEEEEEEEEEEEEEEE E E EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEEEEEE EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE E E EE E E E E E E E EEEEE EEEEEEEE EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEE EEEEEEEE E EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEE Default values of Bit 3...14 0 1 1 0 LIMIT register Lim_min Lim_max 0 0 BitChk 1 BitChk 0 Sleep2 EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEE EEEEEEEE EE E E E E E E E E EEEEE EE EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEE EEEEE Default values of Bit 3...14 0 1 0 1 0 1 1 0 1 0 0 1 Lim_ min5 Lim_ min4 Lim_ min3 Lim_ min2 Lim_ min1 Lim_ min0 Lim_ max5 Lim_ max4 Lim_ max3 Lim_ max2 Lim_ max1 Lim_ max0 0 Tables 5 to 12 illustrate the effect of the individual configuration words. The default configuration is highlighted for each word. BR_Range sets the appropriate baud-rate range and simultaneously defines XLim. XLim is used to define the bit- check limits TLim_min and TLim_max as shown in table 11 and table 12. Table 5. Effect of the configuration word BR_Range BR_Range Baud-Rate Range / Extension Factor for Bit-Check Limits (XLim) Baud1 Baud0 0 0 BR_Range0 (application USA / Europe: BR_Range0 = 1.0 kBaud to 1.8 kBaud) (Default) 0 1 1 1 0 1 XLim = 8 (Default) BR_Range1 (application USA / Europe: BR_Range1 = 1.8 kBaud to 3.2 kBaud) XLim = 4 BR_Range2 (application USA / Europe: BR_Range2 = 3.2 kBaud to 5.6 kBaud) XLim = 2 BR_Range3 (Application USA / Europe: BR_Range3 = 5.6 kBaud to 10 kBaud) XLim = 1 Table 6. Effect of the configuration word NBit-check NBit-check BitChk1 0 0 1 1 BitChk0 0 1 0 1 Number of Bits to be Checked 0 3 (Default) 6 9 Table 7. Effect of the configuration bit Modulation Modulation Selected Modulation ASK/_FSK Rev. A1, 25-May-00 19 (34) Preliminary Information T5743N E EE EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEEEEEEEEEE E E E E E EE E E E E EEEE EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEEEEEEEEEEEEEE EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE E EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE E 0 1 FSK ASK Table 8. Effect of the configuration word Sleep Sleep Sleep4 0 0 0 0 . . . 0 . . Sleep3 0 0 0 0 . . . 0 . . Sleep2 0 0 0 0 . . . 1 . . Sleep1 0 0 1 1 . . . 1 . . Sleep0 0 1 0 1 . . . 0 . . Start Value for Sleep Counter (TSleep = Sleep x Xsleep x 1024 x TClk) 0 (Receiver is continuously polling until a valid signal occurs) 1 (TSleep 2ms for XSleep =1 in US- / European applications) 2 3 . . . 6 (USA: TSleep = 12.52 ms, Europe: TSleep = 12.72 ms) (Default) . . EEEEEEEEEEEEEEEEEE E E E E E EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEEEEEEEEEEE E EE E . 1 1 1 . 1 1 1 . 1 1 1 . 0 1 1 . 1 0 1 . 29 30 31 (Permanent sleep mode) EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE E Table 10. Effect of the configuration bit Noise Suppression Noise Suppression Noise_Disable Table 9. Effect of the configuration bit XSleep XSleep XSleepStd 0 1 Extension Factor for Sleep Time (TSleep = Sleep x Xsleep x 1024 x TClk) 1 (Default) 8 Suppression of the Digital Noise at Pin DATA Noise suppression is inactive Noise suppression is active (default) EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE E EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE E Table 11. Effect of the configuration word Lim_min Lim_min *) (Lim_min < 10 is not applicable) Lim_min5 Lim_min4 Lim_min3 Lim_min2 Lim_min1 Lim_min0 0 1 0 0 0 . . 0 . 0 0 0 . . 1 . 1 1 1 . . 0 . 0 0 1 . . 1 . 1 1 0 . . 0 . 0 1 0 . . 1 . Lower Limit Value for Bit Check (TLim_min = Lim_min x XLim x TClk) 10 11 12 21 (Default) (USA: TLim_min = 342 s, Europe: TLim_min = 348 s) . 1 1 1 . 1 1 1 . 1 1 1 . 1 1 1 . 0 1 1 . 1 0 1 61 62 63 20 (34) Rev. A1, 25-May-00 Preliminary Information T5743N *) Lim_min is also be used to determine the margins of the data clock control logic (see chapter 'Data Clock') Table 12. Effect of the configuration word Lim_max Lim_max *) (Lim_max < 12 is not applicable) Lim_max5 Lim_max4 Lim_max3 Lim_max2 Lim_max1 Lim_max0 0 0 0 . . 1 . 0 0 0 . . 0 . 1 1 1 . . 1 . 1 1 1 . . 0 . 0 0 1 . . 0 . 0 1 0 . . 1 . Upper Limit Value for Bit Check (TLim_max = (Lim_max - 1) x XLim x TClk) 12 13 14 EEE E EE E E E E EEEEE EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEEEEEEEE E E E E E EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE EEEEEEEEEEEEEEEEEE 41 (Default) (USA: TLim_max = 652 s, Europe: TLim_max = 662 s) . 1 1 1 . 1 1 1 . 1 1 1 . 1 1 1 . 0 1 1 . 1 0 1 61 62 63 *) Lim_max is also be used to determine the margins of the data clock control logic (see chapter 'Data Clock') Conservation of the Register Information The T5743N implies an integrated power-on reset and brown-out detection circuitry to provide a mechanism to preserve the RAM register information. According to figure 32, a power-on reset (POR) is generated if the supply voltage VS drops below the threshold voltage VThReset. The default parameters are programmed into the configuration registers in that condition. Once VS exceeds VThReset the POR is canceled after the minimum reset period tRst. A POR is also generated when the supply voltage of the receiver is turned on. To indicate that condition, the receiver displays a reset marker (RM) at Pin DATA after a reset. The RM is repre- sented by the fixed frequency fRM at a 50% duty-cycle. RM can be canceled via a Low pulse t1 at Pin DATA. The RM implies the following characteristics: D fRM is lower than the lowest feasible frequency of a data signal. By this means, RM cannot be misinterpreted by the connected C. D If the receiver is set back to polling mode via Pin DATA, RM cannot be canceled by accident if t1 is applied according to the proposal in the section 'Programming the Configuration Registers'. By means of that mechanism the receiver cannot lose its register information without communicating that condition via the reset marker RM. VS POR tRst Data_out (DATA) X VThReset 1 / fRM Figure 32. Generation of the power-on reset Programming the Configuration Register Rev. A1, 25-May-00 21 (34) Preliminary Information T5743N IC_ACTIVE t1 t2 t3 t4 t5 t6 t7 t9 t8 Out1 ( Data_out (DATA) X Serial bi-directional data line X Bit 1 ("0") (Start bit) Bit 2 ("1") (Register- select) Programming frame Receiving mode Bit 14 ("0") (Poll8) Bit 15 ("0") (Stop bit) TSleep TStart-up Sleep Start-up mode mode Figure 33. Timing of the register programming VX = 5 V to 20 V T5743N VS = 4.5 V to 5.5 V Rpup 0V/5V C Data_In Input - Interface 0 ... 20 V DATA I/O Serial bi-directional data line CL Data_out Out1 C Figure 34. Data interface The configuration registers are programmed serially via the bi-directional data line according to figure 33 and figure 34. To start programming, the serial data line DATA is pulled to Low for the time period t1 by the C. When DATA has been released, the receiver becomes the master device. When the programming delay period t2 has elapsed, it emits 15 subsequent synchronization pulses with the pulse length t3. After each of these pulses, a programming window occurs. The delay until the program window starts is determined by t4, the duration is defined by t5. Within the programming window, the individual bits are set. If the C pulls down Pin DATA for the time period t7 during t5, the according bit is set to '0'. If no programming pulse t7 is issued, this bit is set to '1'. All 15 bits are subsequently programmed this way. The time frame to program a bit is defined by t6. Bit 15 is followed by the equivalent time window t9. During this window, the equivalence acknowledge pulse t8 (E_Ack) occurs if the just programmed mode word is equivalent to the mode word that was already stored in that register. E_Ack should be used to verify that the mode word was correctly transferred to the register. The register must be programmed twice in that case. Programming of a register is possible both in sleep- and in active-mode of the receiver. During programming, the LNA, LO, lowpass filter IFamplifier and the FSK/ASK Manchester demodulator are disabled. 22 (34) Rev. A1, 25-May-00 Preliminary Information T5743N The programming start pulse t1 initiates the programming of the configuration registers. If bit 1 is set to '1', it represents the OFF-command to set the receiver back to polling mode at the same time. For the length of the programming start pulse t1, the following convention should be considered: D t1(min) < t1 < 5632 TClk: t1(min) is the minimum specified value for the relevant BR_Range Programming respectively OFF-command is initiated if the receiver is not in reset mode.If the receiver is in reset mode, programming respectively Off-command is not initiated and the reset marker RM is still present at Pin DATA. This period is generally used to switch the receiver to polling mode or to start the programming of a register. In reset condition, RM is not cancelled by accident. D t1 > 7936 TClk Table 13. Applicable Rpup Programming respectively OFF-command is initiated in any case. The registers OPMODE and LIMIT are set to the default values. RM is cancelled if present. This period is used if the connected C detected RM.If the receiver operates in default mode, this time period for t1 can generally be used. Note that the capacitive load at Pin DATA is limited. Data Interface The data interface (see figure 34) is designed for automotive requirements. It can be connected via the pull-up resistor Rpup up to 20V and is short-circuit-protected. The applicable pull-up resistor Rpup depends on the load capacity CL at Pin DATA and the selected BR_range (see table 13). More detailed information about the calculation of the maximum load capacity at Pin DATA is given in the 'Application Hints U3743BM'. BR_range CL 1nF B0 B1 B2 B3 CL 100pF B0 B1 B2 B3 Applicable Rpup 1.6 k to 47 k 1.6 k to 22 k 1.6 k to 12 k 1.6 k to 5.6 k 1.6 k to 470 k 1.6 k to 220 k 1.6 k to 120 k 1.6 k to 56 k Rev. A1, 25-May-00 23 (34) Preliminary Information T5743N VS C7 2.2u 10% GND C6 10n 10% IC_ACTIVE R2 Sensitivity reduction 56k to 150k V X = 5 V to 20 V R3 >= 1.6k 20 19 18 17 16 15 Q1 C11 DATA POLLING/_ON DATA_CLK T5743N C14 33n 5% C13 10n 10% C3 15p 5% np0 C15 150p 10% 1 2 3 4 5 6 7 8 9 10 SENS DATA IC_ACTIVEPOLLING/_ON CDEM DGND DATA_CLK AVCC MODE TEST AGND DVCC MIXVCC LNAGND LNA_IN NC C12 10n 10% C8 150p 10% XTO 14 LFGND 13 LF 12 LFVCC 11 12p 6.7643MHz 2% np0 COAX C17 3.3p 5% np0 C16 100p 5% np0 L2 TOKO LL2012 F22NJ 22n 5% R1 820 5% C9 4.7n 5% C10 1n 5% Figure 35. Application circuit: fRF = 433.92 MHz without SAW filter VS C7 2.2u 10% GND C6 10n 10% IC_ACTIVE R2 Sensitivity reduction 56k to 150K V X = 5 V to 20 V R3 >= 1.6k 20 19 18 17 16 15 Q1 4.906MHz C11 15p 2% np0 DATA POLLING/_ON DATA_CLK T5743N C14 33n 5% C13 10n 10% C3 33p 5% np0 C15 150p 10% 1 2 3 4 5 6 7 8 9 10 SENS DATA IC_ACTIVE POLLING/_ON CDEM DGND DATA_CLK AVCC MODE TEST AGND DVCC MIXVCC LNAGND LNA_IN NC C12 10n 10% C8 150p 10% XTO 14 LFGND 13 LF 12 LFVCC 11 COAX C17 3.3p 5% np0 C16 100p 5% np0 L2 TOKO LL2012 F39NJ 39n 5% R1 820 5% C9 4.7n 5% C10 1n 5% Figure 36. Application circuit: fRF = 315 MHz without SAW filter 24 (34) Rev. A1, 25-May-00 Preliminary Information T5743N VS C7 2.2u 10% GND C6 10n 10% IC_ACTIVE R2 56k to 150k Sensitivity reduction V X = 5 V to 20 V R3 >= 1.6k 20 19 18 17 16 15 Q1 6.7643MHz C11 12p 2% np0 DATA POLLING/_ON DATA_CLK T5743N C14 33n 5% C13 10n 10% C3 22p 5% np0 C15 150p 10% 1 2 3 4 5 6 7 8 9 10 SENS DATA IC_ACTIVE POLLING/_ON CDEM DGND DATA_CLK AVCC MODE TEST AGND DVCC MIXVCC LNAGND LNA_IN NC C12 10n 10% C8 150p 10% XTO 14 LFGND 13 LF 12 LFVCC 11 C16 100p 5% np0 C17 8,2p 5% np0 L3 TOKO LL2012 F27 NJ 27n 5% R1 820 5% C9 4.7n 5% C10 1n 5% COAX L2 TOKO LL2012 F33NJ 1 IN 2 IN_GND 33n 3 C2 5% 4 8.2p CASE_GND 5% np0 B3555 OUT OUT_GND CASE_GND 5 6 7 8 Figure 37. Application circuit: fRF = 433.92 MHz with SAW filter VS C7 2.2u 10% GND C6 10n 10% IC_ACTIVE R2 Sensitivity reduction 56k to 150k V X = 5 V to 20 V R3 >= 1.6k 20 19 18 17 16 Q1 4.906MHz C11 15p 2% np0 DATA POLLING/_ON DATA_CLK T5743N C14 33n 5% C13 10n 10% C3 47p 5% np0 C15 150p 10% 1 2 3 4 5 6 7 8 9 10 DATA SENS IC_ACTIVE POLLING/_ON CDEM DGND DATA_CLK MODE AVCC TEST AGND DVCC 15 MIXVCC XTO 14 LNAGND LNA_IN NC C12 10n 10% C8 150p 10% LFGND 13 LF 12 LFVCC 11 C16 100p 5% np0 C17 22p 5% np0 L3 TOKO LL2012 F47NJ 47n 5% R1 820 5% C9 4.7n 5% C10 1n 5% COAX L2 TOKO LL2012 F82NJ 1 2 82n 5% C2 3 10p 4 5% np0 IN IN_GND CASE_GND B3551 OUT OUT_GND 5 6 7 CASE_GND 8 Figure 38. Application circuit: fRF = 315 MHz with SAW filter Rev. A1, 25-May-00 25 (34) Preliminary Information T5743N Absolute Maximum Ratings Parameters Supply voltage Power dissipation Junction temperature Storage temperature Ambient temperature Maximum input level, input matched to 50 W Symbol VS Ptot Tj Tstg Tamb Pin_max Min. Typ. Max. 6 450 150 +125 +105 10 Unit V mW C C C dBm -55 -40 Thermal Resistance Parameters Junction ambient Symbol RthJA Value 100 Unit K/W Electrical Characteristics All parameters refer to GND, Tamb = -40C to +105C, VS = 4.5 V to 5.5 V, f0 = 433.92 MHz and f0 = 315 MHz, unless otherwise specified. (For typical values: VS = 5 V, Tamb = 25C) Parameter Test Conditions Symbol 6.76438 MHz Osc. (MODE: 1) Min. Typ. Max. 4.90625 MHz Osc. (MODE: 0) Min. Typ. Max. 2.0383 2.0697 16.6 8.3 4.1 2.1 Sleep x XSleep x 1024 x 2.0697 1855 1061 1061 663 2.0697 16.6 8.3 4.1 2.1 Sleep x XSleep x 1024 x 2.0697 1855 1061 1061 663 16.3 8.2 4.1 2.0 Sleep x XSleep x 1024 x 2.0383 1827 1045 1045 653 2.0383 16.3 8.2 4.1 2.0 Sleep x XSleep x 1024 x 2.0383 1827 1045 1045 653 Variable Oscillator Min. 1/fXTO/10 1/fXTO/14 8 x TClk 4 x TClk 2 x TClk 1 x TClk Sleep x XSleep x 1024 x TClk 896.5 512.5 512.5 320.5 x TClk Typ. Max. 1/fXTO/10 1/fXTO/14 8 x TClk 4 x TClk 2 x TClk 1 x TClk Sleep x XSleep x 1024 x TClk 896.5 512.5 512.5 320.5 x TClk s s s s s s ms Unit Basic clock cycle of the digital circuitry Basic clock MODE = 0 (USA) TClk cycle MODE = 1 (Europe) Extended BR_Range0 TXClk basic clock BR_Range1 cycle BR_Range2 BR_Range3 Polling mode Sleep time see figures 10, 19 and 33 Start-up time see figures 10 and 11 Time for bit check see figure 10 Sleep and XSleep are defined in the OPMODE register BR_Range0 BR_Range1 BR_Range2 BR_Range3 Average bit-check time while polling, no RF applied, see figures 14 and 15 BR_Range0 BR_Range1 BR_Range2 BR_Range3 Bit-check time for a valid input signal fSig , see figure 11 NBit-check = 0 NBit-check = 3 NBit-check = 6 NBit-check = 9 Receiving mode Intermediate frequency Baud-rate range fIF MODE=0 (USA) MODE=1 (Europe) BR_Range0 BR_Range1 BR_Range2 BR_Range3 TSleep TStartup s s s s s TBit-check 0.45 0.24 0.14 0.08 TBit-check 0.45 0.24 0.14 0.08 ms ms ms ms 3/fSig 6/fSig 9/fSig 3.5/fSig 6.5/fSig 9.5/fSig 3/fSig 6/fSig 9/fSig 3.5/fSig 6.5/fSig 9.5/fSig 1 TXClk 3/fSig 6/fSig 9/fSig 1 x TClk 3.5/fSig 6.5/fSig 9.5/fSig ms ms ms ms 1.0 1.0 BR_Range 1.0 1.8 3.2 5.6 1.8 3.2 5.6 10.0 1.0 1.8 3.2 5.6 1.8 3.2 5.6 10.0 fXTO x 64 / 314 fXTO x 64 / 432.92 BR_Range0 x 2 s / TClk BR_Range1 x 2 s / TClk BR_Range2 x 2 s / TClk BR_Range3 x 2 s / TClk MHz MHz kBaud kBaud kBaud kBaud 26 (34) Rev. A1, 25-May-00 Preliminary Information T5743N Electrical Characteristics (continued) All parameters refer to GND, Tamb = -40C to +105C, VS = 4.5 V to 5.5 V, f0 = 433.92 MHz and f0 = 315 MHz, unless otherwise specified. (For typical values: VS = 5 V, Tamb = 25C) Parameter Test Conditions Symbol 6.76438 MHz Osc. (MODE: 1) Min. Typ. Max. 4.90625 MHz Osc. (MODE: 0) Min. Typ. Max. Variable Oscillator Min. Typ. Max. Unit Receiving mode (continued) Minimum BR_Range = time period between edges BR_Range0 at Pin DATA BR_Range1 See figures 7, BR_Range2 17 and 18 BR_Range3 (With the exception of parameter TPulse) Maximum Low period at Pin DATA See figures 7 and 18 Delay to activate the start-up mode See figure 21 OFF- command at Pin POLLING/_ON See figure 20 Delay to activate the sleep mode See figure 20 Pulse on Pin DATA at the end of a data stream tDATA_min 165 83 41.4 20.7 165 83 41.4 20.7 163 81 40.7 20.4 163 81 40.7 20.4 10 x TXClk 10 x TXClk 10 x TXClk 10 x TXClk 10 x TXClk 10 x TXClk 10 x TXClk 10 x TXClk s s s s BR_Range = BR_Range0 BR_Range1 BR_Range2 BR_Range3 tDATA_L_m ax Ton1 2152 1076 538 270 19.7 2152 1076 538 270 21.8 2120 1060 530 265 19.4 2120 1060 530 265 21.5 130 x TXClk 130 x TXClk 130 x TXClk 130 x TXClk 9.5 TClk 130 x TXClk 130 x TXClk 130 x TXClk 130 x TXClk 10.5 TClk s s s s s Ton2 16.6 16.4 8 TClk s Ton3 17.6 19.7 17.4 19.4 8.5 TClk 9.5 TClk s BR_Range = TPulse 16.6 8.3 4.1 2.1 16.6 8.3 4.1 2.1 16.3 8.2 4.1 2.0 16.3 8.2 4.1 2.0 8 4 2 1 TClk TClk TClk TClk 8 4 2 1 TClk TClk TClk TClk s s s s BR_Range0 BR_Range1 BR_Range2 See figure 30 BR_Range3 Configuration of the receiver Freque ncy of the reset marker (figure 31) Programming start pulse See figures 19 and 33 1 fRM BR_Range = BR_Range0 BR_Range1 BR_Range2 BR_Range3 after POR t1 3367 2277 1735 1464 16.43 795 11650 11650 11650 11650 798 3311 2243 1709 1442 16,18 783 11470 11470 11470 11470 786 1624 TClk 1100 TClk 838 TClk 707 TClk 7936 TClk 384.5 TClk 5632 5632 5632 5632 117.9 117.9 119.8 119.8 4096 T Clk 4096 1 T Clk Hz TClk TClk TClk TClk TClk s s s s s s Programming delay period (figures 19 and 33) t2 385.5 Rev. A1, 25-May-00 27 (34) Preliminary Information T5743N Electrical Characteristics (continued) All parameters refer to GND, Tamb = -40C to +105C, VS = 4.5 V to 5.5 V, f0 = 433.92 MHz and f0 = 315 MHz, unless otherwise specified. (For typical values: VS = 5 V, Tamb = 25C) Parameter Test Conditions Symbol 6.76438 MHz Osc. (MODE: 1) Min. Typ. Max. 265 265 4.90625 MHz Osc. (MODE: 0) Min. Typ. Max. 261 261 Variable Oscillator Min. 128 TClk Typ. Max. 128 TClk Unit Unit s Configuration of the receiver (continued) Synchroni- zation pulse (figures 19 and 33) Delay until of the program window starts (figures 19 and 33) Programming window (figures 19 and 33) Time frame of a bit (figure 33) Programming pulse (figures 19 and 33) Equivalent acknowledge pulse: E_Ack (figure 33) Equivalent time window (figure 33) OFF-bit programming window (figure 19) Data clock Minimum delay time between edge @ DATA and DATA_CLK See figures 26 and 27 Pulswidth of negative pulse @ Pin DATA_CLK See figures 26 and 27 t3 t4 131 131 129 129 63.5 TClk 63.5 TClk s t5 530 530 522 522 256 TClk 256 TClk s t6 1060 1060 1044 1044 512 TClk 512 TClk s s t7 132 529 130 521 64 TClk 256 TClk t8 265 265 261 261 128 TClk 128 TClk s t9 534 534 526 526 258 TClk 258 TClk s s t10 930 930 916 916 449.5 TClk 449.5 TClk BR_Range = BR_Range0 BR_Range1 BR_Range2 BR_Range3 tDelay2 0 0 0 0 16.6 8.3 4.15 2.07 0 0 0 0 16.3 8.2 4.08 2.04 0 0 0 0 1 x TXClk 1 x TXClk 1 x TXClk 1 x TXClk s s s s BR_Range = BR_Range0 BR_Range1 BR_Range2 BR_Range3 tP_DATA_ CLK 66.2 33.1 16.56 8.3 66.2 33.1 16.56 8.3 65.2 32.6 16.3 8.2 65.2 32.6 16.3 8.2 4 x TXClk 4 x TXClk 4 x TXClk 4 x TXClk 4 x TXClk 4 x TXClk 4 x TXClk 4 x TXClk s s s s 28 (34) Rev. A1, 25-May-00 Preliminary Information AAAA A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A AA AAAAAAAAAAAAAAAAAAAAAA A A AAAAA AAAAA A A AAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA A AA A A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A A A A AA A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA A A A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A AA A A A A A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A A AA A A A A A A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAA A A A A A A A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A AAAA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A AA A A A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA A A A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AA A A A A AA A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA All parameters refer to GND, Tamb = -40C to +105C, VS = 4.5 V to 5.5 V, f0 = 433.92 MHz and f0 = 315 MHz, unless otherwise specified. (For typical values: VS = 5 V, Tamb = 25C) Rev. A1, 25-May-00 Local oscillator LO spurious emission @ RFIn Electrical Characteristics (continued) Series resonance resistor of the crystal Static capacitance at Pin XTO to GND XTO operating frequency Capacitive load at Pin LF Spurious of the VCO VCO gain Loop bandwidth of the PLL Operating frequency range VCO Phase noise VCO / LO 1 dB compression point (LNA, mixer, IF amplifier) Maximum input level Noise figure LNA and mixer (DSB) LNA_IN input impedance Third-order intercept point LNA mixer Current consumption Parameters fosc = 432.92 MHz @ 1 MHz @ 10 MHz @ fXTO fXTAL = 4.90625 MHz (US) fXTO = 6.764 MHz 4.906 MHz For best LO noise (design parameter) R1 = 820 W C9 = 4.7 nF C10 = 1 nF The capacitive load at Pin LF is limited if bit check is used. The limitation therefore also applies to self polling. XTO crystal frequency, appropriate load capacitance must be connected to XTAL fXTAL = 6.764375 MHz (EU) LNA/ mixer/ IF amplifier input matched according to figure 6 Input matched according to figure 6, required according to I-ETS 300220 Input matching according to figure 6 @ 433.92 MHz @ 315 MHz Input matched according to figure 6, referred to RFin Input matched according to figure 6, BER 10-3, FSK mode ASK mode Sleep mode (XTO and polling logic active) IC active (start-up-, bit check-, receiving mode) Pin DATA = H FSK ASK Test Conditions / Pins Preliminary Information ZiLNA_IN Symbol Pin_max ISLORF CLF_tot L (fm) KVCO BLoop IP1db fVCO fXTO ISoff IIP3 ISon NF RS C0 -30 ppm Min. 299 1.0 || 1.56 1.3 || 1.0 -40 fXTAL -93 -113 -55 190 100 Typ. -73 -28 170 7.5 7.1 7 T5743N +30 ppm Max. -90 -110 -47 150 220 6.5 449 -22 -20 -57 276 9.1 8.7 10 dBC/Hz dBC/Hz dBC MHz/V kHz k || pF k || pF dBm 29 (34) MHz MHz dBm dBm dBm dBm Unit mA mA A dB nF W W pF AAA AA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A AAAAAAA A A AAA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAA AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA AAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A AAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAA A AAAAAAAAAAAA AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAA AA AA A A A AAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAA AA AA A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AAAA A A A AAA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAA AA AAAA A A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAA A A A AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA AA AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAA A A A A A AAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA AA AA AA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAA AAA AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAA A AA AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAA All parameters refer to GND, Tamb = -40C to +105C, VS = 4.5 V to 5.5 V, f0 = 433.92 MHz and f0 = 315 MHz, unless otherwise specified. (For typical values: VS = 5 V, Tamb = 25C) Electrical Characteristics (continued) T5743N 30 (34) Tamb = 25C, VS = 5 V Sensitivity variation FSK for the full operating range including IF filter compared to VS = 5 V Sensitivity variation FSK for the full operating range compared to Tamb = 25C, Input sensitivity FSK Sensitivity variation ASK for the full operating range compared to Tamb = 25C, VS = 5 V Sensitivity variation ASK for full operating range including IF filter compared to Tamb = 25C, VS = 5 V, Input sensitivity ASK Analog signal processing Parameters fIF = 0.79 MHz to 1.21 MHz fIF = 0.73 MHz to 1.27 MHz PASK = PRef_ASK + DPRef fIF = 1 MHz PASK = PRef_ASK + DPRef fin = 433.92 MHz/ 315 MHz fIF = 0.85 MHz to 1.15 MHz fIF = 0.80 MHz to 1.20 MHz fIF = 0.74 MHz to 1.26 MHz PFSK = PRef_FSK + DPRef BR_Range0 df = +/- 16 kHz df = +/- 10 kHz to +/- 100 kHz BR_Range1 df = +/- 16 kHz df = +/- 10 kHz to +/- 100 kHz BR_Range2 df = +/- 16 kHz df = +/- 10 kHz to +/- 100 kHz BR_Range3 df = +/- 16 kHz df = +/- 10 kHz to +/- 100 kHz fin = 433.92 MHz/ 315 MHz fIF = 1 MHz PFSK = PRef_FSK + DPRef VS = 5 V, Tamb = 25C fIF = 1 MHz Input matched according to figure 6 BERv10-3 fin = 433.92 MHz / 315 MHz fin = 433.92 MHz / 315 MHz BR_Range0 BR_Range1 BR_Range2 BR_Range3 fin = 433.92 MHz / 315 MHz VS = 5 V, Tamb = 25C fIF = 1 MHz Input matched according to figure 6 ASK (level of carrier) BERv10-3 fin = 433.92 MHz / 315 MHz Test Conditions / Pins Preliminary Information PRef_ASK PRef_FSK PRef_FSK PRef_FSK PRef_FSK Symbol DPRef DPRef DPRef DPRef -108 -106.5 -106 -104 -95.5 -93.5 -97.5 -95.5 -101 -99 Min. +5.5 +7.5 +2.5 +6 +8 +11 -99 -97 +3 -100.5 -110 -108.5 -108 -106 -98.5 -102 -104 Typ. Rev. A1, 25-May-00 -103.5 -103.5 -105.5 -105.5 -112 -110.5 -110 -108 -100 -100 -102 -102 Max. -1.5 -1.5 -1.5 -1.5 -2 -2 -2 dBm dBm dBm dBm dBm dBm dBm dBm dBm dBm dBm dBm Unit dB dB dB dB dB dB dB AAA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAAAAAAAAA A A AA A A AA A A A AAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAA A A A A AA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A A A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A AA A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A A AA A A A A AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AA A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A A A AA AA A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AA A A A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A A AA A A A A A A A AA A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AAAAAAA AAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A A AA A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A AA A A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA A AA A AA A A A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA A A AA A A AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AA All parameters refer to GND, Tamb = -40C to +105C, VS = 4.5 V to 5.5 V, f0 = 433.92 MHz and f0 = 315 MHz, unless otherwise specified. (For typical values: VS = 5 V, Tamb = 25C) Rev. A1, 25-May-00 Electrical Characteristics (continued) Threshold voltage for reset Reduced sensitivity variation for different values of RSense Reduced sensitivity Reduced sensitivity Reduced sensitivity variation over full operating range Reduced sensitivity Reduced sensitivity Reduced sensitivity Upper cut-off frequency data filter Edge-to-edge time period of the input data signal for full sensitivity Recommended CDEM for best performance S/N ratio to suppress inband noise signals. Noise signals may have any modulation scheme Dynamic range RSSI ampl. Lower cut-off frequency of the data filter Parameters fcu_DF + CDEM = 33 nF BR_Range0 (default) BR_Range1 BR_Range2 BR_Range3 BR_Range0 (default) BR_Range1 BR_Range2 BR_Range3 Upper cut-off frequency programmable in 4 ranges via a serial mode word BR_Range0 (default) BR_Range1 BR_Range2 BR_Range3 RSense connected from Pin Sens to VS, input matched according to figure 6 RSense = 56 kW, fin = 433.92 MHz, RSense = 100 kW, fin = 433.92 MHz RSense = 56 kW, fin = 315 MHz RSense = 100 kW, fin = 315 MHz RSense = 56 kW RSense = 100 kW PRed = PRef_Red + DPRed Values relative to RSense = 56 kW FSK mode ASK mode RSense = 56 kW RSense = 68 kW RSense = 82 kW RSense = 100 kW RSense = 120 kW RSense = 150 kW PRed = PRef_Red + DPRed Test Conditions / Pins Preliminary Information 2 p 1 30kW CDEM VThRESET SNRASK SNRFSK PRef_Red PRef_Red DPRed PRef_Red PRef_Red DRRSSI fcu_DF Symbol CDEM DPRed DPRed DPRed DPRed DPRed DPRed tee_sig fu 0 -3.5 -6.0 -9.0 -11.0 -13.5 Min. 2.8 4.8 8.0 15.0 1.95 60 0.11AAAAA 0.20 0.16 -68 -77 5 6 -76 -67 270 156 89 50 3.4 6.0 10.0 19.0 Typ. -73 -82 0 0 -81 -72 39 22 12 8.2 2.8 T5743N 1000 560 320 180 Max. 4.0 7.2 12.0 23.0 3.75 -78 -87 0 0 -86 -77 12 3 31 (34) kHz kHz kHz kHz dBm (peak level) dBm dBm dBm dB dB dBm Unit dB kHz dB dB dB dB dB dB dB dB nF nF nF nF ms ms ms ms V T5743N Electrical Characteristics (continued) All parameters refer to GND, Tamb = -40C to +105C, VS = 4.5 V to 5.5 V, f0 = 433.92 MHz and f0 = 315 MHz, unless otherwise specified. (For typical values: VS = 5 V, Tamb = 25C) AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA Digital ports Data output - Saturation voltage Low - max voltage @ Pin DATA - quiescent current - short-circuit current - ambient temp. in case of permanent short-circuit Data input - Input voltage Low - Input voltage High DATA_CLK output - Saturation voltage Low - Saturation voltage High IC_ACTIVE output - Saturation voltage Low - Saturation voltage High POLLING/_ON input - Low level input voltage - High level input voltage MODE input - Low level input voltage - High level input voltage TEST input - Low level input voltage Voh = 20 V Vol = 0.8 to 20 V Voh = 0V to 20 V Iol 12 mA Iol = 2 mA Vol Vol 0.35 0.08 0.8 0.3 20 20 13 30 45 85 0.35 x VS Parameters Test Conditions / Pins Symbol Min. Typ. Max. Unit V V V Voh Iqu Iol_lim tamb_sc VIl Vich IDATA_CLK = 1mA IDATA_CLK = -1mA IIC_ACTIVE = 1mA IIC_ACTIVE = -1mA Receiving mode Polling mode Division factor = 10 Division factor = 14 Test input must always be set to Low Vol Voh Vol Voh VIl VIh VIl VIh VIl A mA C V V V V V V V V V V V 0.65 x VS VS-0.4 V 0.1 VS-0.15 V 0.1 VS-0.15 V 0.4 VS-0.4 V 0.4 0.2 x VS 0.2 x VS 0.2 x VS 0.8 x VS 0.8 x VS 32 (34) Rev. A1, 25-May-00 Preliminary Information T5743N Package Information Package SO20 Dimensions in mm 12.95 12.70 9.15 8.65 7.5 7.3 2.35 0.25 0.10 11.43 20 11 10.50 10.20 0.25 0.4 1.27 technical drawings according to DIN specifications 13038 1 10 Rev. A1, 25-May-00 33 (34) Preliminary Information T5743N Ozone Depleting Substances Policy Statement It is the policy of TEMIC Semiconductor GmbH to 1. Meet all present and future national and international statutory requirements. 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment. It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs). The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances. TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents. 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively. TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances. We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use. Data sheets can also be retrieved from the Internet: http://www.temic-semi.com TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423 34 (34) Rev. A1, 25-May-00 Preliminary Information |
Price & Availability of T5743N
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |